LH28F640BFHE-PBTL70A Sharp Microelectronics, LH28F640BFHE-PBTL70A Datasheet
LH28F640BFHE-PBTL70A
Specifications of LH28F640BFHE-PBTL70A
Available stocks
Related parts for LH28F640BFHE-PBTL70A
LH28F640BFHE-PBTL70A Summary of contents
Page 1
... P S RODUCT PECIFICATION LH28F640BFHE-PBTL70A Flash Memory 64Mbit (4Mbitx16) (Model Number: LHF64FG8 Spec. Issue Date: June 1, 2004 Spec No: EL166006 Integrated Circuits Group ...
Page 2
...
Page 3
Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company. • When using the products covered herein, ...
Page 4
TSOP Pinout................................................. 3 Pin Descriptions.......................................................... 4 Simultaneous Operation Modes Allowed with Four Planes .................................. 5 Memory Map .............................................................. 6 Identifier Codes and OTP Address for Read Operation ............................................. 7 Identifier Codes and OTP Address for Read Operation on Partition ...
Page 5
... LH28F640BFHE-PBTL70A Page Mode Dual Work Flash MEMORY 64M density with 16Bit I/O Interface High Performance Reads • 70/30ns 8-Word Page Mode Configurative 4-Plane Dual Work • Flexible Partitioning • Read operations during Block Erase or (Page Buffer) Program • Status Register for Each Partition Low Power Operation • ...
Page 6
WE# 11 RST WP ...
Page 7
Symbol Type A -A ADDRESS INPUTS: Inputs for addresses. 64M: A INPUT 0 21 DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, INPUT/ DQ -DQ identifier ...
Page 8
Table 2. Simultaneous Operation Modes Allowed with Four Planes THEN THE MODES ALLOWED IN THE OTHER PARTITION IS: IF ONE Read Read Read PARTITION IS: Array ID/OTP Status Read Array Read ID/OTP Read Status ...
Page 9
LHF64FG8 BLOCK NUMBER ADDRESS RANGE 134 3F8000H - 3FFFFFH 32K-WORD 133 3F0000H - 3F7FFFH 32K-WORD 132 3E8000H - 3EFFFFH 32K-WORD 131 3E0000H - 3E7FFFH 32K-WORD 130 32K-WORD 3D8000H - 3DFFFFH 129 32K-WORD 3D0000H - 3D7FFFH 128 32K-WORD 3C8000H - 3CFFFFH ...
Page 10
Table 3. Identifier Codes and OTP Address for Read Operation Manufacturer Code Manufacturer Code Device Code Bottom Parameter Device Code Block Lock Configuration Block is Unlocked Code Block is Locked Block is not Locked-Down Block is Locked-Down Device Configuration Code ...
Page 11
LHF64FG8 [ 000088H Customer Programmable Area 000085H 000084H Factory Programmed Area 000081H Reserved for Future Implementation 000080H (DQ - Customer Programmable Area Lock Bit (DQ Factory Programmed Area Lock Bit (DQ Figure 3. OTP ...
Page 12
Table 6. Bus Operation Mode Notes RST# CE# Read Array Output Disable Standby Reset Read Identifier Codes/OTP V V Read Query 6,7 ...
Page 13
Command Cycles Req’d Read Array Read Identifier Codes/OTP Read Query Read Status Register Clear Status Register Block Erase Full Chip Erase Program Page Buffer Program Block Erase and (Page Buffer) Program Suspend Block Erase and (Page Buffer) Program Resume Set ...
Page 14
LH28F640BF series for details the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be ...
Page 15
Table 8. Functions of Block Lock Current State (1) State WP [000 ( [001] [011 [100 ( [101] ( ...
Page 16
Table 10. Block Locking State Transitions upon WP# Transition Current State Previous State State WP# - [000 [001] 0 (2) [011] 0 [110] Other than (2) [110] - [100 [101 [110 [111] ...
Page 17
WSMS BESS BEFCES SR.15 - SR.8 = RESERVED FOR FUTURE ENHANCEMENTS (R) SR.7 = WRITE STATE MACHINE STATUS (WSMS Ready 0 = Busy SR.6 = BLOCK ERASE SUSPEND STATUS ...
Page 18
Table 12. Extended Status Register Definition SMS XSR.15-8 = RESERVED FOR FUTURE ENHANCEMENTS (R) XSR.7 = STATE MACHINE STATUS (SMS Page Buffer Program available 0 = Page ...
Page 19
Table 13. Partition Configuration Register Definition PCR.15-11 = RESERVED FOR FUTURE ENHANCEMENTS (R) PCR.10-8 = PARTITION CONFIGURATION (PC2-0) 000 = No partitioning. Dual Work is not allowed. 001 ...
Page 20
Electrical Specifications 1.1 Absolute Maximum Ratings Operating Temperature During Read, Erase and Program ...-40°C to +85°C Storage Temperature During under Bias............................... -40°C to +85°C During non Bias................................ -65°C to +125°C Voltage On Any Pin (except V and V ).............. ...
Page 21
Capacitance (T =+25°C, f=1MHz) A Parameter Symbol Input Capacitance C IN Output Capacitance C OUT NOTE: 1. Sampled, not 100% tested. 1.2.2 AC Input/Output Test Conditions V CCQ INPUT 0.0 AC test inputs are driven at V Input ...
Page 22
DC Characteristics Symbol Parameter I Input Load Current LI I Output Leakage Current Standby Current CCS Automatic Power Savings Current CCAS Reset Current CCD CC Average V Read CC Current ...
Page 23
Symbol Parameter V Input Low Voltage IL V Input High Voltage IH V Output Low Voltage OL V Output High Voltage OH V Lockout during Normal PP V PPLK Operations V during Block Erase, Full Chip PP V Erase, (Page ...
Page 24
AC Characteristics - Read-Only Operations Symbol t Read Cycle Time AVAV t Address to Output Delay AVQV t CE# to Output Delay ELQV t Page Address Access Time APA t OE# to Output Delay GLQV t RST# High to ...
Page 25
(A) (A) 21-0 20 EHEL V IH CE# ( AVEL t AVGL t GHGL V IH OE# ( (W) WE High Z OH ...
Page 26
(A) (A) 21-3 20 (A) 2 (E) CE OE# ( WE# ( High ...
Page 27
(A) (A) 21-3 20 AVQV V IH VALID A (A) 2-0 ADDRESS (E) CE ELQV V IH OE# ( WE# (W) V ...
Page 28
AC Characteristics - Write Operations Symbol t Write Cycle Time AVAV RST# High Recovery to WE# (CE#) Going Low PHWL PHEL CE# (WE#) Setup to WE# (CE#) Going Low ELWL WLEL t (t ...
Page 29
NOTE 1 NOTE VALID A A (A) (A) 21-0 20-0 ADDRESS AVAV V IH (E) CE ELWL WLEL V IH OE# ( PHWL PHEL ...
Page 30
Reset Operations V IH RST# ( High (D/Q) 15 RST# ( High (D/Q) 15 (min GND V ...
Page 31
Block Erase, Full Chip Erase, (Page Buffer) Program and OTP Program Performance Symbol Parameter 4K-Word Parameter Block t WPB Program Time 32K-Word Main Block t WMB Program Time t / WHQV1 Word Program Time t EHQV1 t / WHOV1 ...
Page 32
Related Document Information Document No. FUM00701 NOTE: 1. International customers should contact their local SHARP or distribution sales offices. LHF64FG8 (1) Document Name LH28F640BF series Appendix 29 Rev. 2.45 ...
Page 33
...
Page 34
...
Page 35
...
Page 36
...
Page 37
...
Page 38
...
Page 39
...
Page 40
...
Page 41
...
Page 42
...
Page 43
...
Page 44
LH28F640BFXX-XXXXXX Flash MEMORY ERRATA 1. Electrical Specifications PROBLEM The table below summarizes the Operating Conditions. Electrical Specifications - Operating Conditions Parameter V Supply Voltage CC I/O Supply Voltage V Voltage when Used as a Logic Control PP WORKAROUND V Supply ...
Page 45
A-1 RECOMMENDED OPERATING CONDITIONS A-1.1 At Device Power-Up AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate ...
Page 46
A-1.1.1 Rise and Fall Time Symbol t V Rise Time Input Signal Rise Time R t Input Signal Fall Time F NOTES: 1. Sampled, not 100% tested. 2. This specification is applied for not only the device ...
Page 47
A-1.2 Glitch Noises Do not input the glitch noises which are below V as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a). Input Signal V (Min (Max.) IL Input Signal (a) ...
Page 48
A-2 RELATED DOCUMENT INFORMATION Document No. AP-001-SD-E Flash Memory Family Software Drivers AP-006-PT-E Data Protection Method of SHARP Flash Memory RP#, V AP-007-SW-E NOTE: 1. International customers should contact their local SHARP or distribution sales office. (1) Document Name Electric ...
Page 49
A-3 STATUS REGISTER READ OPERATIONS If AC timing for reading the status register described in specifications is not satisfied, a system processor can check the status register bit SR.15 instead of SR.7 to determine when the erase or program operation ...
Page 50
... ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED event will SHARP be liable any way responsible, for any incidental or consequential economic or property damage. NORTH AMERICA SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 ...