TDA8784HL NXP Semiconductors, TDA8784HL Datasheet - Page 10

no-image

TDA8784HL

Manufacturer Part Number
TDA8784HL
Description
Manufacturer
NXP Semiconductors
Datasheet

Specifications of TDA8784HL

Analog Front End Type
CCD
Analog Front End Category
Video
Interface Type
Serial (3-Wire)
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.25V
Resolution
10b
Number Of Adc's
1
Power Supply Type
Analog/Digital
Operating Temp Range
-20C to 75C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
48
Package Type
LQFP
Number Of Channels
1
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA8784HL
Manufacturer:
LATTICE
Quantity:
50
Part Number:
TDA8784HL/C4
Manufacturer:
MOT
Quantity:
30
Part Number:
TDA8784HL/C4
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
TDA8784HL/C4,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA8784HL/C4,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA8784HL/C4,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA8784HL/C4,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
TDA8784HL/C5,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
2002 Oct 23
Clamps
g
g
Analog-to-Digital Converter (ADC)
f
t
t
SR
V
V
V
I
INL
DNL
t
Total chain characteristics (CDS + AGC + ADC)
t
N
V
V
Digital-to-analog converter (OFDOUT)
V
V
V
CLK(max)
CPH
CPL
ADCIN
d(s)
d
m(ADC)
m(CDS)
i(ADC)(p-p)
RB
RT
offset(fl-d)
n(i)(eq)(rms)
OFDOUT(p-p)
OFDOUT(0)
OFDOUT(255)
tot(rms)
18 Msps, 10-bit analog-to-digital
interface for CCD cameras
SYMBOL
CLK
ADC clamp transconductance
CDS clamp transconductance
maximum clock frequency
clock pulse width HIGH
clock pulse width LOW
clock input slew rate (rising
and falling edge)
ADC input voltage level
(peak-to-peak value)
ADC reference voltage output
code 0
ADC reference voltage output
code 1023
input current pin 10
integral non-linearity
differential non-linearity
sampling delay time
delay between SHD and CLK
total output noise (RMS value) f
maximum offset between CCD
floating level and CCD dark
pixel level
equivalent input noise voltage
(RMS value)
additional 8-bit control DAC
(OFD) output voltage
(peak-to-peak value)
DC output voltage for code 0
DC output voltage for
code 255
PARAMETER
at clamp level
at clamp level
10% to 90%
ramp input
ramp input
see Fig.5; 50% at rising
edges CLK and SHP:
transition full scale
code 0 to 1023;
f
f
V
f
AGC gain = 34.5 dB
AGC gain = 4.5 dB
cut(CDS)
cut(AGC)
cut(CDS)
cut(AGC)
i(CDS)
G
G
AGC
AGC
= 1200 mV
CONDITIONS
= 40 MHz;
= 120 MHz;
= 40 MHz;
= 40 MHz; note 2
= 4.5 dB
= 34.5 dB
10
18
15
15
0.5
2
200
MIN.
7
1.5
2
1.5
3.5
40
0.125
1.6
125
150
1.4
2.3
3.7
TYP.
0.6
0.2
Product specification
TDA8784
+120
5
+200
MAX.
1.5
0.75
mS
mS
MHz
ns
ns
V/ns
V
V
V
LSB
LSB
ns
ns
LSB
LSB
mV
V
V
V
UNIT
A
V
V

Related parts for TDA8784HL