AM29LV160DT-90WCIT Spansion Inc., AM29LV160DT-90WCIT Datasheet
AM29LV160DT-90WCIT
Specifications of AM29LV160DT-90WCIT
Related parts for AM29LV160DT-90WCIT
AM29LV160DT-90WCIT Summary of contents
Page 1
Data Sheet This product has been retired and is not recommended for designs. For new and current designs, S29AL016D supersedes Am29LV160D and is the factory-recommended migration path for this device. Please refer to the S29AL016D data sheet for specifications and ...
Page 2
THIS PAGE LEFT INTENTIONALLY BLANK. ...
Page 3
... Am29LV160D 16 Megabit ( 8-Bit 16-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory This product has been retired and is not recommended for designs. For new and current designs, S29AL016D supersedes Am29LV160D and is the factory-recommended migration path for this device. Please refer to the S29AL016D data sheet for specifications and ordering information. Availability of this document is retained for reference and historical purposes only. ...
Page 4
... The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system micropro- cessor to read the boot-up firmware from the Flash memory. The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the automatic sleep mode ...
Page 5
... Program and Erase Operation Status .................................... 10 Standby Mode ........................................................................ 10 Automatic Sleep Mode ........................................................... 10 RESET#: Hardware Reset Pin ............................................... 11 Output Disable Mode .............................................................. 11 Table 2. Sector Address Tables (Am29LV160DT) ..........................12 Table 3. Sector Address Tables (Am29LV160DB) ..........................13 Autoselect Mode ..................................................................... 14 Table 4. Am29LV160D Autoselect Codes (High Voltage Method) ..14 Sector Protection/Unprotection ............................................... 14 Temporary Sector Unprotect .................................................. 15 Figure 1 ...
Page 6
PRODUCT SELECTOR GUIDE Family Part Number Speed Option Voltage Range: V Max access time ACC Max CE# access time Max OE# access time Note: See “AC Characteristics” for full ...
Page 7
CONNECTION DIAGRAMS A15 1 A14 2 A13 3 A12 4 A11 5 A10 A19 WE# 11 RESET RY/BY A18 A17 ...
Page 8
... E3 F3 A18 NC DQ2 DQ10 DQ0 DQ8 CE# Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time. Am29LV160D DQ13 DQ6 DQ4 DQ11 ...
Page 9
PIN CONFIGURATION A0–A19 =20 addresses DQ0–DQ14 =15 data inputs/outputs DQ15/A-1 =DQ15 (data input/output, word mode), A-1 (LSB address input, byte mode) BYTE# =Selects 8-bit or 16-bit mode CE# =Chip enable OE# = Output enable WE# =Write enable RESET# =Hardware reset ...
Page 10
... See Product Selector Guide and Valid Combinations BOOT CODE SECTOR ARCHITECTURE T = Top sector B = Bottom sector Valid Combinations for FBGA Packages Order Number Am29LV160DT-70, Am29LV160DB-70 FC, FI Am29LV160DT-90, Am29LV160DB-90 Am29LV160DT-120, Am29LV160DB-120 Am29LV160D C) C) with Pb-Free Package Package Marking L160DT70V, L160DB70V WCC, WCI, L160DT90V, ...
Page 11
DEVICE BUS OPERATIONS This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory loca- tion. The register is composed of ...
Page 12
... In the DC Characteristics table, I sents the standby current specification. Automatic Sleep Mode The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for ...
Page 13
... V, the standby cur rent will be greater. The RESET# pin may be tied to the system reset cir- cuitry. A system reset would thus also reset the Flash 22358B7 May 5, 2006 memory, enabling the system to read the boot-up firm- ware from the Flash memory. ...
Page 14
... Table 2. Sector Address Tables (Am29LV160DT) Sector A19 A18 A17 A16 A15 SA0 SA1 SA2 SA3 SA4 SA5 SA6 SA7 SA8 SA9 SA10 SA11 SA12 SA13 SA14 SA15 SA16 SA17 SA18 SA19 SA20 SA21 SA22 SA23 SA24 SA25 SA26 SA27 SA28 SA29 ...
Page 15
Table 3. Sector Address Tables (Am29LV160DB) Sector A19 A18 A17 A16 A15 SA0 SA1 SA2 SA3 SA4 SA5 0 0 ...
Page 16
... The alternate method intended only for programming equipment requires V This method is compatible with programmer routines written for earlier 3.0 volt-only AMD flash devices. De- tails on this method are provided in a supplement, publication number 21468. Contact an AMD represen- tative to request a copy. ...
Page 17
Temporary Sector Unprotect This feature allows temporary unprotection of previ- ously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RE- SET# pin During this mode, formerly protected ID sectors can ...
Page 18
START PLSCNT = 1 RESET Wait 1 μs No First Write Temporary Sector Cycle = 60h? Unprotect Mode Yes Set up sector address Sector Protect: Write 60h to sector address with ...
Page 19
... Software support can then be device-inde- pendent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility. This device enters the CFI Query mode when the sys- tem writes the CFI Query command, 98h, to address 55h in word mode (or address AAh in byte mode), any time the device is ready to read array data ...
Page 20
... Max. timeout for full chip erase 2 Table 7. Device Geometry Definition Data N 0015h Device Size = 2 byte 0002h Flash Device Interface description (refer to CFI publication 100) 0000h 0000h Max. number of byte in multi-byte write = 2 0000h (00h = not supported) 0004h Number of Erase Block Regions within device ...
Page 21
Table 8. Primary Vendor-Specific Extended Query Addresses Addresses (Word Mode) (Byte Mode) 40h 80h 41h 82h 42h 84h 43h 86h 44h 88h 45h 8Ah 46h 8Ch 47h 8Eh 48h 90h 49h 92h 4Ah 94h 4Bh 96h 4Ch 98h Hardware Data ...
Page 22
COMMAND DEFINITIONS Writing specific address and data commands or se- quences into the command register initiates device operations. Table 9 defines the valid register command sequences. Writing incorrect address and data val- ues or writing them in the improper sequence ...
Page 23
Any commands written to the device during the Em- bedded Program Algorithm are ignored. Note that a hardware reset immediately terminates the program ...
Page 24
Figure 4 illustrates the algorithm for the erase opera- tion. See the Erase/Program Operations tables in “AC Characteristics” for parameters, and to Figure 18 for timing diagrams. Sector Erase Command Sequence Sector erase is a six bus cycle operation. The ...
Page 25
See “Autoselect Command Sequence” for more information. The system must write the Erase Resume command (address bits are “don’t care”) to exit the erase sus- pend mode and continue the sector erase operation. Further writes of the Resume ...
Page 26
Command Definitions Table 9. Am29LV160D Command Definitions Command Sequence (Note 1) Read (Note 6) 1 Reset (Note 7) 1 Word Manufacturer ID 4 Byte Word Device ID, 4 Top Boot Block Byte Word Device ID, 4 Bottom Boot Block Byte ...
Page 27
WRITE OPERATION STATUS The device provides several bits to determine the sta- tus of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 10 and the following subsections describe the functions of these bits. DQ7, RY/BY#, and DQ6 ...
Page 28
RY/BY#: Ready/Busy# The RY/BY dedicated, open-drain output pin that indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since ...
Page 29
still toggling, the de- vice did not complete the operation successfully, and the system must write the reset command to return to reading array data. The ...
Page 30
DQ5: Exceeded Timing Limits DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a “1.” This is a failure condition that indicates the program or erase cycle was ...
Page 31
ABSOLUTE MAXIMUM RATINGS Storage Temperature Plastic Packages . . . . . . . . . . . . . . . –65°C to +150°C Ambient Temperature with Power Applied ...
Page 32
V –0.5 V –2 Figure 7. Maximum Negative Overshoot Waveform OPERATING RANGES Commercial (C) Devices Ambient Temperature ( 0°C to +70°C A ...
Page 33
DC CHARACTERISTICS CMOS Compatible Parameter Description I Input Load Current Input Load Current LIT I Output Leakage Current LO V Active Read Current CC I CC1 (Notes Active Write Current CC I CC2 (Notes ...
Page 34
... DC CHARACTERISTICS (Continued) Zero Power Flash 500 1000 Note: Addresses are switching at 1 MHz Figure 9. I Current vs. Time (Showing Active and Automatic Sleep Currents) CC1 Note ° 1500 2000 2500 Time Frequency in MHz Figure 10. Typical I vs. Frequency CC1 Am29LV160D 3000 3500 4000 3 ...
Page 35
TEST CONDITIONS Device Under Test C L 6.2 kΩ Note: Diodes are IN3064 or equivalent Figure 11. Test Setup Key to Switching Waveforms WAVEFORM Don’t Care, Any Change Permitted 3.0 V 1.5 V Input 0.0 V Figure 12. Input Waveforms ...
Page 36
AC CHARACTERISTICS Read Operations Parameter JEDEC Std Description t t Read Cycle Time (Note 1) AVAV Address to Output Delay AVQV ACC t t Chip Enable to Output Delay ELQV Output Enable to Output ...
Page 37
AC CHARACTERISTICS Hardware Reset (RESET#) Parameter JEDEC Std Description RESET# Pin Low (During Embedded Algorithms) t READY to Read or Write (See Note) RESET# Pin Low (NOT During Embedded t READY Algorithms) to Read or Write (See Note) t RESET# ...
Page 38
AC CHARACTERISTICS Word/Byte Configuration (BYTE#) Parameter JEDEC Std Description t t CE# to BYTE# Switching Low or High ELFL/ ELFH t BYTE# Switching Low to Output HIGH Z FLQZ t BYTE# Switching High to Output Active FHQV CE# OE# BYTE# ...
Page 39
AC CHARACTERISTICS Erase/Program Operations Parameter JEDEC Std Description t t Write Cycle Time (Note 1) AVAV Address Setup Time AVWL Address Hold Time WLAX Data Setup Time DVWH ...
Page 40
AC CHARACTERISTICS Program Command Sequence (last two cycles Addresses 555h CE# OE# WE Data RY/BY# t VCS V CC Notes program address program data Illustration shows device in word ...
Page 41
AC CHARACTERISTICS Erase Command Sequence (last two cycles Addresses 2AAh CE# OE# WE Data RY/BY# t VCS V CC Notes sector address (for Sector Erase Valid Address for reading status data ...
Page 42
AC CHARACTERISTICS t RC Addresses VA t ACC OE# t OEH WE# DQ7 DQ0–DQ6 t BUSY RY/BY# Note Valid address. Illustration shows first status cycle after command sequence, last status read ...
Page 43
AC CHARACTERISTICS Enter Erase Embedded Suspend Erasing Erase Erase Suspend WE# DQ6 DQ2 Note: The system may use CE# or OE# to toggle DQ2 and DQ6. DQ2 toggles only when read at an address within an erase-suspended sector. Temporary Sector ...
Page 44
AC CHARACTERISTICS RESET# SA, A6, A1, A0 Sector Protect/Unprotect Data 60h 1 µs CE# WE# OE# Note: For sector protect For sector unprotect ...
Page 45
AC CHARACTERISTICS Alternate CE# Controlled Erase/Program Operations Parameter JEDEC Std Description t t Write Cycle Time (Note 1) AVAV Address Setup Time AVEL Address Hold Time ELAX Data Setup Time DVEH ...
Page 46
AC CHARACTERISTICS 555 for program 2AA for erase Addresses WE# OE# CE Data t RH RESET# RY/BY# Notes program address program data, DQ7# = complement of the data written ...
Page 47
ERASE AND PROGRAMMING PERFORMANCE Parameter Sector Erase Time Chip Erase Time Byte Programming Time Word Programming Time Byte Mode Chip Programming Time (Note 3) Word Mode Notes: 1. Typical program and erase times assume the following conditions: 25 programming typicals ...
Page 48
PHYSICAL DIMENSIONS* TS 048—48-Pin Standard TSOP * For reference only. BSC is an ANSI standard for Basic Space Centering Am29LV160D Dwg rev AA; 10/99 May 5, 2006 22358B7 ...
Page 49
PHYSICAL DIMENSIONS TSR048—48-Pin Reverse TSOP * For reference only. BSC is an ANSI standard for Basic Space Centering. 22358B7 May 5, 2006 Am29LV160D Dwg rev AA; 10/99 47 ...
Page 50
PHYSICAL DIMENSIONS FBC048—48-Ball Fine-Pitch Ball Grid Array (FBGA Am29LV160D Dwg rev AF; 10/99 May 5, 2006 22358B7 ...
Page 51
PHYSICAL DIMENSIONS SO 044—44-Pin Small Outline Package 22358B7 May 5, 2006 Am29LV160D Dwg rev AC; 10/99 49 ...
Page 52
... Copyright © 1999–2006 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc. ExpressFlash is a trademark of Advanced Micro Devices, Inc. Product names used in this publication are for identification purposes only and may be trademarks of their respective companies. ...