TDA5255XT Infineon Technologies, TDA5255XT Datasheet
TDA5255XT
Specifications of TDA5255XT
Related parts for TDA5255XT
TDA5255XT Summary of contents
Page 1
heet, Versio n 1.2, 2 007-02- ...
Page 2
... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...
Page 3
heet, Versio n 1.2, 2 007-02- ...
Page 4
... Indication of the Ordering Code 5, 9 Correction of the Package Name 76 Indication of the ESD-integrity values For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com ® ® ® ABM ...
Page 5
ASK/FSK 434MHz Wireless Transceiver TDA5255 E1 Product Info General Description The low power consumption single chip FSK/ASK Transceiver for half duplex low datarate communication in the 433-435MHz band. The IC offers a very high level of integration ...
Page 6
Table of Contents 1 Product Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
Table of Contents 3.1.4 Power-Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 8
Product Description 1.1 Overview The low power consumption single chip FSK/ASK Transceiver for the frequency band 433- 435 MHz. The IC combines a very high level of integration and minimum external part count. The device contains ...
Page 9
Application – Low Bitrate Communication Systems – Keyless Entry Systems – Remote Control Systems – Alarm Systems – Telemetry Systems – Electronic Metering – Home Automation Systems 1.4 Package Outlines Figure 1-1 PG-TSSOP-38 package outlines Data Sheet Product Description ...
Page 10
Functional Description 2.1 Pin Configuration VCC BUSMODE LF ____ ASKFSK __ RxTx LNI LNIx GND1 GNDPA PA VCC1 PDN PDP SLC VDD BUSDATA BUSCLK VSS XOUT Figure 2-1 Pin Configuration Data Sheet ...
Page 11
Pin Definitions and Functions Table 2-1 Pin Definition and Function Pin No. Symbol Equivalent I/O-Schematic 1 VCC 2 BUSMODE ASKFSK Data Sheet 350 2 200 350 4 11 TDA5255 E1 Version 1.2 ...
Page 12
RXTX 5 6 LNI 6 7 LNIX 8 GND1 8 9 GNDPA VCC1 Data Sheet 350 1.1V 7 180 180 PWDN PWDN see Pin see Pin 8 10 ...
Page 13
PDN 12 13 PDP 13 14 SLC 14 15 VDD 16 BUSDATA 16 17 BUSCLK Data Sheet 50k 50k PWDN 350 3k 50k 50k 350 3k PWDN 50k 50k 1.2uA 350 50k 50k 50k 50k 1.2uA see Pin 1 ...
Page 14
VSS 19 XOUT Vcc 20 XSWF 21 XIN 22 XSWA 23 XGND 24 EN Data Sheet see Pin 8 4k Vcc-860mV 150µA 125fF ..... 4pF 250fF ..... 8pF see Pin see Pin 22 350 24 ...
Page 15
RESET 25 26 CLKDIV 26 27 PWDDD 27 28 DATA 28 29 RSSI 29 Data Sheet Reset of the entire system (to default values), active low 110k 350 10p Clock output 350 Power Down input (active high), data detect ...
Page 16
GND 31 CQ2x 31 32 CQ2 33 CI2x 34 CI2 35 CQ1x 36 CQ1 37 CI1x 38 CI1 Data Sheet see Pin 8 Analog ground Pin for external Capacitor Q-channel, stage 2 Stage1:Vcc-630mV Stage2: Vcc-560mV II Q-channel, stage 2 ...
Page 17
Functional Block Diagram BUSMODE __ EN BUSCLK BUSDATA SLC 31 CQ2x 32 CQ2 33 CI2x 34 CI2 CQ1x 35 36 CQ1 37 CI1x 38 CI1 (digital) (analog) (LNA/PA) Figure 2-2 Main Block Diagram Data Sheet Functional Description TDA5255E1_blockdiagram_aktuell.wmf 17 ...
Page 18
Functional Block Description 2.4.1 Power Amplifier (PA) The power amplifier is operating in C-mode. It can be used in either high or low power mode. In high-power mode the transmit power is approximately +13dBm into 50 Ohm at 5V ...
Page 19
PLL Synthesizer The Phase Locked Loop synthesizer consists of two VCOs (i.e. transmit and receive VCO), a divider asynchronous divider chain with selectable overall division ratio, a phase detector with charge pump and a loop filter ...
Page 20
I/Q Limiters The I/Q Limiters are DC coupled multistage amplifiers with offset-compensating feedback circuit and an overall gain of approximately 80dB each in the frequency range of 100Hz up to 350kHz. Receive Signal Strength Indicator (RSSI) generators are included ...
Page 21
Data Filter The 2-pole data filter has a Sallen-Key architecture and is implemented fully on-chip. The bandwidth can be adjusted between approximately 5kHz and 102kHz via the bits the LPF register as shown in Table ...
Page 22
Bandgap Reference Circuitry and Powerdown A Bandgap Reference Circuit provides a temperature stable 1.2V reference voltage for the device. A power down mode is available to switch off all subcircuits that are controlled by the bidirectional Powerdown&DataDetect PwdDD pin ...
Page 23
The 3-wire Bus Interface gives an external microcontroller full control over important system parameters at any time possible to set the device in three different modes: Slave Mode, Self Polling Mode and Timer Mode. ...
Page 24
I C Bus Mode In this mode the BusMode pin (pin 2) = LOW and the EN pin (pin 24) = LOW. Data Transition: Data transition on the pin BusData can only occur when BusCLK is LOW. BusData transitions ...
Page 25
Bus Data Format Mode Table 2-7 Chip address Organization MSB Table 2 Bus Write Mode 8 Bit MSB CHIP ADDRESS LSB (WRITE) STA 1 1 ...
Page 26
Bus Data Format 3-wire Bus Mode Table 2-11 3-wire Bus Write Mode MSB SUB ADDRESS (WRITE) 00H...08H, 0DH, 0EH,0FH Table 2-12 3-wire Bus Read Mode MSB SUB ADDRESS (READ) 80H, 81H ...
Page 27
Subaddress Organization Table 2-13 Sub Addresses of Data Registers Write MSB ...
Page 28
Table 2-16 Sub Address 01H: FSK Bit Function Value Description D15 D14 D13 FSK+5 8pF D12 FSK+4 4pF D11 FSK+3 2pF shift: +FSK or D10 FSK+2 1pF D9 FSK+1 500fF D8 FSK+0 250fF FSK-5 4pF D4 FSK-4 ...
Page 29
Table 2-22 Sub Address 08H: RSSI_TH3 Bit Function Description D7 not used D6 SELECT 0= VCC, 1= RSSI D5 TH3_5 D4 TH3_4 D3 TH3_3 D2 TH3_2 D1 TH3_1 D0 TH3_0 Table 2-24 Bit Function ...
Page 30
Wakeup Logic SELF POLLING Figure 2-9 Wakeup Logic States Table 2-28 MODE settings: CONFIG register MODE_1 SLAVE MODE: The receive and transmit operation is fully controlled by an external control device via the respective RxTx, AskFsk, ...
Page 31
If ADC & Data Detect Logic are in continuous mode the 15µs LOW impulse is applied at PwdDD after each data valid decision. In self polling mode if D9=0 (Register 00h) and when PwdDD pin level is HIGH the CLK ...
Page 32
Figure 2-13 Data Valid Circuit D_OUT and RX_DATA_INV from the CONFIG register determine the output of data at Pin 28. RxTxint and TX_ON are internally generated signals and power down mode Data pin (Pin 28) is tied to ...
Page 33
With default settings the clock generating units are disabled during PD, therefore no clock is available at the clock output pin possible to offer a clock signal at the clock output pin every time (also during PD) if ...
Page 34
This means that the device needs t When activating TX it requires t For timing information refer to Table 4-3. For test purposes a TESTMODE is provided by the Sequencer as well. In this mode the BLOCK_PD register be set ...
Page 35
Table 2-29 CLK_DIV Output Selection Note: Data are valid 500 µs after the crystal oscillator is enabled (see Figure 2-15 and Figure 2- 16, t CLKSU ). Table 2-30 CLK_DIV ...
Page 36
To prevent wrong interpretation of the ADC information (read from Register 81H: ADC) you can use the ADC- Power Down feedback Bit (D7) and the SELECT feedback Bit (D6) which correspond to the actual measurement. Note: As shown in Section ...
Page 37
Application 3.1 LNA and PA Matching 3.1.1 RX/TX Switch Figure 3-1 RX/TX Switch The RX/TX-switch combines the PA-output and the LNA-input into a single 50 Ohm SMA- connector. Two pin-diodes are used as switching elements current flows ...
Page 38
Figure 3-2 RX-Mode The RF-signal is able to run from the RF-input-SMA-connector to the LNA-input-pin LNI via C1, C2, C7, L3 and C9. R1 does not affect the matching circuit due to its high resistance. The other input of the ...
Page 39
Measured Magnitude of S11 of evalboard: Figure 3-3 S11 measured Above you can see the measured S11 of the evalboard. The –3dB-points are at 404MHz and 468MHz. So the 3dB-bandwidth is: = − 468 MHz U ...
Page 40
The noise figure of the LNA-input-matching network is equal to its losses. The input matching network is always a compromise of sensitivity and selectivity. The loaded Q should not get too high because of 2 reasons: more losses in the ...
Page 41
Now both pin-diodes are biased with a current of approx. 0.3mA@3V and have a very low impedance for RF. Figure 3-4 TX_Mode R1 does not influence the matching because of its very high resistance. Due to the large capacitance of ...
Page 42
Power-Amplifier The power amplifier operates in a high efficient class C mode. This mode is characterized by a pulsed operation of the power amplifier transistor at a current flow angle of θ<<π. A frequency selective network at the amplifier ...
Page 43
The diagram of Figure 3-7 has been measured directly at the PA-output at V the matching circuit of about 3dB will decrease the output power. As shown in the diagram, 250 Ohm ...
Page 44
Figure 3-8 Power output and collector current vs. frequency C4, L2 and C3||C2 are the main matching components which are used to transform the 50 Ohm load at the SMA-RF-connector to a higher impedance at the PA-output (250Ohm@3V). L1 can ...
Page 45
Figure 3-9 Sparam_measured_200M Above you can see the measurement of the evalboard with a span of 200MHz. The evalboard has been optimized for 3V. The load is about 250+j0 at 434,2MHz. A tuning-free realization requires a careful design of the ...
Page 46
Figure 3-10 Transmit Spectrum 3GHz Figure 3-11 Transmit Spectrum 300MHz Regarding CEPT ERC recommendation 70-03 and ETSI regulation EN 300220 both of the following figures show full compliance in case of ASK and FSK modulation spectrum. Data signal is a ...
Page 47
Figure 3-12 ASK Transmit Spectrum 100kBaud, Manch, PRBS9, 9dBm, 3V Figure 3-13 FSK Transmit Spectrum 32kBaud, Manch, PRBS9, 9dBm, 3V Data Sheet ASK_100kBaud_Manch_PRBS9_9dBm_3V_Spectrum_CEPT_ERC7003.wmf FSK_32kBaud_Manch_PRBS9_9dBm_3V_Spectrum_CEPT_ERC7003.wmf 47 TDA5255 E1 Version 1.2 Application 2007-02-26 ...
Page 48
Crystal Oscillator The equivalent schematic of the crystal with its parameters specified by the crystal manufacturer can be taken from the subsequent figure. Here also the load capacitance of the crystal which the crystal wants to ...
Page 49
S δ − δ δ Choosing large as possible results in a small pulling ...
Page 50
Figure 3-15 Crystal Oscillator 1 = ↔ ω − OSC ω OSC With the aid of this formula it becomes obvious that the higher the serial ...
Page 51
With C and C the necessary Alternatively, an external AC coupled (10nF in series to 1k The drive level should be approximately 100mVpp. 3.2.1 Synthesizer Frequency setting Generating ASK and FSK modulation 3 setable frequencies are necessary. ...
Page 52
COSC (434,16E6 - 35E3) / 24= 18.08854MHz COSC LOW with a frequency deviation of 35kHz. Figure 3-17 shows the configuration of the switches and the capacitors to achieve ...
Page 53
In receive mode the crystal oscillator frequency is set to yield a direct-to-zero conversion of the receive data. Thus the frequency may be calculated 24, COSC RF e. 434,16E6 / 24= 18.09MHz COSC ...
Page 54
Figure 3-19 parasitics of the switching network Table 3-2 Typical values of parasitic capacitances Name With the given parasitics the actual ...
Page 55
Calculation of the external capacitors 1. Determination of necessary crystal frequency using formula [3-19]. e. FSK- COSC LOW 2. Determine corresponding C e. FSK L ± 3. Necessary C using formula ...
Page 56
The default mode is bipolar switch with no ramp function ( 0), which is suitable for all bitrates. Table 3-3 Sub Address 0EH: XTAL_CONFIG n.a. n. bipolar ...
Page 57
Default values In case of using the evaluation board, the crystal with its typical parameters (fp=18.08958MHz, C =8fF, C =2,08pF, C =20pF) and external capacitors with Cv1=10pF, Cv2=1.8pF, Cv3=15pF each are used the following default states are ...
Page 58
In case of internal tuning: The crystal on the evaluation board has a temperature stability of +/- 20ppm (or +/- 8.7kHz), which must be added to the total tolerances in worst case. It’s possible to choose a crystal compensating the ...
Page 59
Figure 3-20 I/Q Filter Characteristics -f Figure 3-21 IQ Filter and frequency characteristics of ...
Page 60
Table 3-10 3dB cutoff frequencies Data Filter ...
Page 61
The DC offset compensation needs 2.2ms after Power On or Tx/Rx switch. This time is hard wired and independent from external capacitors pins 31 to 38. The maximum value for this capacitors is 47nF. RSSI accuracy settling ...
Page 62
Figure 3-24 Typ. RSSI Level (Eval Board) @3V 3.6 Data Slicer - Slicing Level The data slicer is an analog-to-digital converter necessary to ...
Page 63
Figure 3-25 Slicer Level using RC Integrator 3.6.2 Peak Detectors Table 3-13 Sub Address 00H: CONFIG Bit Function D15 SLICER The TDA5255 has two peak detectors built in, one for positive peaks in the data stream and the other for ...
Page 64
Figure 3-26 Slicer Level using Peak Detector For applications requiring fast attack and slow release from the threshold value it is reasonable to use the peak detectors. The threshold value is generated by an internal voltage divider. The release time ...
Page 65
Component calculation: (rule of thumb) ⋅ ≥ Ω 100k T – longest period of no signal change (LOW signal) L1 ⋅ ≥ Ω 100k T – longest period of no ...
Page 66
Figure 3-29 Peak detector - power down mode Signal Vcc Neg. Peak Detector (pin12) Pos. Peak Detector (pin13) 0 Power ON Figure 3-30 Power down mode 3.7 Data Valid Detection In order to detect valid data two criteria must be ...
Page 67
Timing for data detection looks like the following. Two settings are possible: „Continuous“ and „Single Shot“, which can be set by D5 and D6 in register 00H. Sequenzer enables data detection Counter Reset Compare with single TH and latch result ...
Page 68
Frequency Window for Data Rate Detection The high time of data is used to measure the frequency of the data signal. For Manchester coding either the data frequency or half of the data frequency have to be detected corresponding ...
Page 69
This yields the following results: which have to be programmed into the D0 to D11 bits of the COUNT_TH1 and COUNT_TH2 registers (subaddresses 06H and 07H), respectively. Default values (window counter inactive): TH1= 000000000000 b TH2= 000000000001 b Note: The ...
Page 70
Default values: ON= 65215 = 1111111011000000 OFF= 62335 = 1111001110000000 t ~10ms @ f = 32kHz ~100ms @ f = 32kHz OFF RC 3.9 Example for Self Polling Mode The settings for Self Polling Mode depend very ...
Page 71
This gives 15ms ON time of a total period of 150ms which results in max. 0.9mA mean current consumption in Self Polling Mode. The resulting worst case timing is shown in the following figure: Case A: Case B: Case C: ...
Page 72
WinQSIM via a GPIB interface. The AMIQ generator has a pseudo random binary sequence (PRBS) generator and a bit error test set built in. The resulting I/Q signals are applied to the SMIQ to generate a ASK (OOK) ...
Page 73
The best sensitivity performance can be achieved using a data filter bandwidth of 1.25 times the maximum occuring data frequency. The IQ filter setting is depending on the modulation type. ASK needs an IQ filter of 50kHz, 50kHz deviation at ...
Page 74
Datarates and Sensitivity The TDA 5255 can handle datarates up to 64kbit/s, as can be taken from the following figure. (see Section 4.1.4) Figure 3-38 Datarates and Sensitivity Data Sheet 74 TDA5255 E1 Version 1.2 Application BER_Datarate.wmf 2007-02-26 ...
Page 75
Default Setup Default setup is hard wired on chip and effective after a reset or return of power supply. Table 3-14 Default Setup Parameter IQ-Filter Bandwidth Data Filter Bandwidth Limiter lower fg Slicing Level Generation Nom. Frequency Capacity intern ...
Page 76
Reference 4.1 Electrical Data 4.1.1 Absolute Maximum Ratings WARNING The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result. Table 4-1 Absolute Maximum Ratings # Parameter ...
Page 77
AC/DC Characteristics AC/DC characteristics involve the spread of values guaranteed within the specified voltage and ambient temperature range. Typical characteristics are the median of the production. Table 4-3 AC/DC Characteristics with T # Parameter RECEIVER Characteristics 1 Supply current ...
Page 78
Table 4-3 AC/DC Characteristics with T # Parameter TRANSMITTER Characteristics 1 Supply current TX, FSK 2 Supply current TX, FSK 3 Supply current TX, FSK 4 Output power 5 Output power 6 Output power 7 Supply current TX, FSK 8 ...
Page 79
Table 4-4 AC/DC Characteristics with T # Parameter GENERAL Characteristics 1 Power down current timer mode (standby) 2 Power down current timer mode (standby) 3 Power down current with XTAL ON 4 Power down current with XTAL ON 5 32kHz ...
Page 80
Digital Characteristics Bus Timing BusMode = LOW t BUF BusData BusCLK H D. HIG H EN pulsed or t mandatory low SU. ENAS DA t SU. ENAS DA ...
Page 81
Table 4-5 Digital Characteristics with T # Parameter 1 Data rate TX ASK 2 Data rate TX FSK 3 Data rate RX ASK 4 Data rate RX FSK 5 Data rate RX FSK 6 Digital Inputs High-level Input Voltage Low-level ...
Page 82
Table 4-5 Digital Characteristics with T # Parameter 14 LOW period of BusCLK clock 15 HIGH period of BusCLK clock 16 Setup time for a repeated START condition 17 Data hold time 18 Data setup time 19 Rise, fall time ...
Page 83
Test Circuit The device performance parameters marked with evaluation board (IFX board). Figure 4-3 Schematic of the Evaluation Board Data Sheet X in Section 4.1.3 were measured on an Infineon 83 TDA5255 E1 Version 1.2 Reference TDA5250_v42.schematic.pdf 2007-02-26 ...
Page 84
Test Board Layout Gerberfiles for this Testboard are available on request. Figure 4-4 Layout of the Evaluation Board Note 1: The LNA and PA matching network was designed for minimum required space and maximum performance and thus via holes ...
Page 85
Bill of Materials Table 4-6 Bill of Materials Reference R10 R11 R12 R13 R14 R15 R16 R17 R18 R19 R20 R21 R22 R23 R24 ...
Page 86
Table 4-6 Bill of Materials Reference C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C30 IC1 IC2 IC3 D1 Note: Serial ...
Page 87
List of Tables Table 2-1 Pin Definition and Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 88
List of Tables Table 3-13 Sub Address 00H: CONFIG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 89
List of Figures Figure 1-1 PG-TSSOP-38 package outlines page Figure 2-1 Pin Configuration. ...
Page 90
List of Figures Figure 3-25 Slicer Level using RC Integrator . . . . . . . . . . . . . . . . . . . . . . . . . . . . page Figure ...
Page 91
Index A Absolute Maximum Ratings 77 AC/DC Characteristics 9, 37 Application E 76 Electrical Data F 8 Features Functional Block Description 17 Functional Block Diagram 10 Functional Description Data Sheet O 76 Operating Range Overview P Package Outlines Pin Configuration ...