TUA60452XT Infineon Technologies, TUA60452XT Datasheet
TUA60452XT
Specifications of TUA60452XT
Related parts for TUA60452XT
TUA60452XT Summary of contents
Page 1
TUA 6045-2 Low - gita ...
Page 2
... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...
Page 3
TUA 6045-2 Low - gita ...
Page 4
TUA 6045-2 ’TAIFUN 3’ Revision History: Previous Version: Page Subjects (major changes since last revision 11, 28, L-Band application added. Operating range and AC/DC Characteristics extended for L-Band Table Footnote added with ...
Page 5
Table of Contents List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Write Data Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
... List of Tables Table 1 ATSC tuners . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 2 DVB-T and analog tuners . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 3 ISDB-T tuners . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Table 4 Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 Table 5 Operating Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 Table 6 AC/DC Characteristics, Table 7 Pin Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41 Table 8 Chip Address Organization in I2C Mode . . . . . . . . . . . . . . . . . . . . . . . 42 Table 9 Address selection in I2C Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 Table 10 Sub Addresses of Write Data Registers . . . . . . . . . . . . . . . . . . . . . . . 42 Table 11 Sub Addresses of Read Data Registers ...
Page 8
List of Figures Figure 1 Pin Configuration TUA 6045-2 in VQFN-48 Package . . . . . . . . . . . . . 13 Figure 2 Block Diagram TUA 6045-2 in VQFN-48 package ...
Page 9
... Power management • Bus controlled stand by mode Application • The IC is suitable for PAL, NTSC, SECAM, DVB-C, DVB-T, DVB-H, DMB-T, DAB, ISDB-T, ATSC and L- Band tuners. Ordering Code SP000250164 9 TUA 6045-2 TAIFUN 3 Product Info 2 C addresses ...
Page 10
Product Description The TUA 6045-2 integrates the mixer-oscillator, variable AGC output amplifier and a digitally programmable phase lock loop (PLL) not requiring an external high voltage buffer. Furthermore, the TUA 6045-2 integrates a buffered RF AGC and programmable clock ...
Page 11
... Application • The IC is suitable for PAL, NTSC, SECAM, DVB-T/H/C, DAB, ISDB-T, ATSC and L- Band tuners. • The integrated RF AGC control has wide band detectors at the mixer inputs and a narrowband detector at the saw filter driver output. Data Sheet ...
Page 12
... Recommended band limits in MHz Table 1 ATSC tuners Band min. LOW 55.25 MID 163.25 HIGH 457.25 Table 2 DVB-T and analog tuners Band min. LOW 48.25 MID 161.25 HIGH 447.25 Table 3 ISDB-T tuners Band min. LOW 93 MID 173 HIGH 473 Note: Tuning margin of 3 MHz not included. ...
Page 13
Functional Description 3.1 Pin Configuration OSCLOWOUT 1 OSCGND 2 OSCMIDIN 3 OSCMIDOUT 4 OSCHIGHIN 5 6 OSCHIGHOUT 7 OSCHIGHOUT OSCHIGHIN 8 9 VCC SAWOUT 10 SAWOUT 11 12 GND Figure 1 Pin Configuration TUA 6045-2 in VQFN-48 Package Data ...
Page 14
Pin Definition and Functions • Pin Definition and Functions Pin Symbol No. 48 OSCLOWIN 1 OSCLOWOUT 48 2 OSCGND Oscillator ground 3 OSCMIDIN 4 OSCMIDOUT 3 Data Sheet Equivalent I/O Schematic 14 TUA 6045-2 TAIFUN 3 Functional Description Average ...
Page 15
Pin Symbol No. 5 OSCHIGHIN 6 OSCHIGOUT 7 OSCHIGOUT 6 8 OSCHIGHIN 5 9 VCC Supply voltage 10 SAWOUT 11 SAWOUT 12 GND 13 IFIN 14 IFIN 13 Data Sheet Equivalent I/O Schematic 10 TUA 6045-2 TAIFUN 3 ...
Page 16
Pin Symbol No. 15 IFAMPAGC 16 IFOUT 17 IFOUT VDD Supply voltage 21 DC/DC_GND 22 DC/DC Clock Data Sheet Equivalent I/O Schematic TUA 6045-2 TAIFUN 3 Functional Description Average ...
Page 17
Pin Symbol No. 23 XTAL Buffer 24 XTAL Out 25 XTAL In 26 Busmode 27 CAS/EN 27 Data Sheet Equivalent I/O Schematic ref 17 TUA 6045-2 TAIFUN 3 Functional Description Average DC voltage at V ...
Page 18
Pin Symbol No. 28 SCL 29 SDA 30 RFAGC Buffer 31 RFAGC Data Sheet Equivalent I/O Schematic disable 32 TUA 6045-2 TAIFUN 3 Functional Description Average DC voltage at V ...
Page 19
Pin Symbol No. 34 P2, VRF 35 SAWIN 36 SAWIN 37 MIXOUT 38 MIXOUT RFGND IF ground Data Sheet Equivalent I/O Schematic Oscillator 19 TUA 6045-2 TAIFUN ...
Page 20
Pin Symbol No. 43 LOWIN 44 MIDIN 45 MIDIN 46 HIGHIN 47 HIGHIN 49 GND package Exposed pad ground (Die pad) Data Sheet Equivalent I/O Schematic TUA 6045-2 TAIFUN 3 Functional Description Average DC voltage at ...
Page 21
Functional Block Diagram OSCLOWOUT Oscillator LOW 2 OSCGND Oscillator 3 MID 4 Oscillator HIGH Prog. Divider Divider AGC Amplifier ...
Page 22
... RF AGC take-over points, the external capacity will be discharged with the sink current of 100 µA (attack current). The integrated current generates an AGC voltage for gain control of the tuners input transistors. The AGC take- over and the time constant are selectable by the I " ...
Page 23
PLL block, XTAL oscillator The VCO frequency f OSC Frequency Synthesizer). The oscillator signal is internally DC-coupled as a differential signal to the programmable divider input. The signal subsequently passes through a programmable divider (N) and then the divided ...
Page 24
In I C-bus mode four different chip addresses can be set by appropriate DC levels at pin CAS (Chip Address Select), while in 3-Wire mode the chip is addressed by a low active enable signal at pin EN. The ...
Page 25
IF switch, Loop thru For the alignment procedure of the tuner module two programmable switches are integrated to bypass the bandpass, the SAW driver and the SAW filter. The first switch called “IF switch” can switch between the mixer ...
Page 26
Applications 4.1 Tuner application block diagram Figure 4 Tuner application block diagram Data Sheet 26 Revision 3.1, 2006-12-19 TUA 6045-2 TAIFUN 3 Applications ...
Page 27
Application circuit for L1 8,5 turns R1 12R GND C10 100p D1 BB659C R2 2k7 D2 BB659C R3 2k7 C11 L2 2,5 turns R4 8R2 82p GND C15 R5 2k2 C12 22p GND 22n C14 3n3 ...
Page 28
Application circuit for L-Band application L1 8,5 turns R1 12R GND C10 100p D1 BB659C R2 2k7 D2 BB659C R3 2k7 C11 L2 2,5 turns R4 8R2 82p GND C15 R5 2k2 C12 1p8 GND 22n C14 3n3 D3 ...
Page 29
Reference 5.1 Electrical Data 5.1.1 Absolute Maximum Ratings Attention: The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result. Table 4 Absolute Maximum Ratings # Parameter ...
Page 30
Parameter Mixer-Oscillator 17. Mix inputs LOW band 18. Mix inputs MID/HIGH band 19. 20. VCO base voltage 21. VCO collector voltage 22. Voltage on all other inputs, outputs, except GNDs ESD-Protection 23. all pins 5.1.2 Operating Range Table 5 ...
Page 31
Parameter 6. HIGH band mixer input frequency range 7. LOW oscillator frequency range 8. MID band oscillator frequency range 9. HIGH band oscillator frequency range 5.1.3 AC/DC Characteristics Table 6 AC/DC Characteristics Parameter Supply 10. Current consumption ...
Page 32
Parameter Digital Part PLL Crystal oscillator connections XTAL 19. Crystal frequency 20. Crystal resistance R 21. 22. Crystal oscillator transconductance 23. Oscillator impedance 24. 25. Buffer output frequency 26. XTAL Buffer output low voltage 27. Buffer signal voltage ...
Page 33
Parameter 36. Voltage refered port DC/DC clock generator 37. Programmable high 38. Programmable low T 39. Output high current I 40. Output low impedance Analog Part without IF AGC LOW band mixer and SAW driver at power level ...
Page 34
Parameter 47. Output voltage causing 1 dB compression 48. Local oscillator FM 2 caused communication 49. (N+ MHz pulling 50. Input impedance 1 51 ...
Page 35
Parameter 60. (N+ MHz pulling 61. Input impedance 62 HIGH band mixer and SAW driver at power level S1,S0=10 63. RF frequency 64. Voltage gain 65. ...
Page 36
Parameter HIGH band mixer and SAW driver in L-Band application (see 4.3 on page 28) 74. RF frequency 75. Voltage gain 76. Noise figure (not corrected for image) LOW band oscillator 77. Oscillator frequency 78. Phase noise, carrier ...
Page 37
Parameter 84. Phase noise, carrier to noise sideband 85. 86. 87. Ripple susceptibility 88. HIGH band oscillator 89. Oscillator frequency 90. Phase noise, carrier to noise sideband 91. 92. 93. Ripple susceptibility ...
Page 38
Parameter 95. Oscillator frequency 96. Phase noise, carrier to noise sideband SAW driver 97. Voltage gain 98. Input impedance 1 99 100. Output impedance ...
Page 39
Parameter 111. RF AGC leakage current 112. RF AGC output voltage 113. 114. RF voltage range to switch the AGC from active to inactive mode RF AGC buffer output 115. RF AGC buffer output current 116. Saturation voltage ...
Page 40
Parameter 127. Low end cutoff frequency (-1 dB) 128. High end cutoff frequency (-1 dB) 129. Intermodulation V1, (5.0mA) V1, (3.6mA) V1, (2.1mA) 130. Intermodulation V1, (1.1mA) C/IM3 131. Third ...
Page 41
Values are referred to Figure 4.2 "Application circuit for hybrid application" on Page 27 unless stated otherwise. 2) The RF frequency range is defined by the oscillator frequency range and the intermediate frequency (IF). 3) Local oscillator FM modulation ...
Page 42
Table 8 Chip Address Organization in I Name Byte MSB Write Mode Address Byte ADB Read Mode Address Byte ADB Table 9 Address selection in I Voltage at pin CAS/ 0. VCCD open circuit or (0.2 ...
Page 43
Table 11 Sub Addresses of Read Data Registers Function Status Chip Code Revision Code 5.3 Bus Data Format Table 12 Bus Data Format C-bus Write Mode I C-bus Read Mode 3W-bus Write Mode 3W-bus Read Mode Bit ...
Page 44
I C-bus Write Mode I C-bus Read Mode 3W-bus Write Mode 3W-bus Read Mode Bit Function Bit ACK ACK STA restart DX MSB 1 ... data in X... (X=7, ...
Page 45
Bus Timing BUSMODE = 0 t BUF SDA t LOW SCL HD.STA 2 Figure Bus BUSMODE = 1 DATA t t LOW R CLOCK t t HD.STA WHEN ENABLE S t SU.SCLENA Figure ...
Page 46
Table 13 Bus Timing # Parameter 1. LOW level input voltage (SDA, SCL, CAS/EN, BUSMODE) 2. HIGH level input voltage (SDA, SCL, CAS/EN, BUSMODE) 3. Hysteresis of Schmitt trigger inputs 4. Pulse width of spikes which must be suppressed by ...
Page 47
Parameter 17. Setup time CAS/EN to SDA 18. Setup time SCL to CAS/EN 19. H-pulse width (CAS/EN) for new data 3) protocol 20. Capacitive load for each bus line capacitance of one bus line in pF. ...
Page 48
Data Byte Specification, Function and Defaults 5.5.1 Write Data Registers Table 14 Subaddress 00H, Main Divider Bit Symbol Bits 15 N15 14 N14 13 N13 12 N12 11 N11 10 N10 ...
Page 49
Table 15 Subaddress 01H, Control Bytes Bit Symbol Bits 15 P2_4 ... P2_0 14 P2_4 00000 13 P2_3 11011 12 P2_2 111X1 11 P2_1 11110 10 P2_0 11100 BS1 BS1 BS0 ...
Page 50
Table 16 Subaddress 02H, Reference Divider R and Crystal Oscillator Control Bit Symbol Bits 15 14 RFAGC B_OFF 13 XTAL3 XTA XTA XTAL2 XTAL1 XTA XTA L1 L0 ...
Page 51
Bit Symbol Bits Data Sheet V Function Description 9 2 Synthesizer Synthesizer R-counter R-counter 8 2 programmable 7 2 divider ...
Page 52
Table 17 Subaddress 03H, AGC control and IF Signal Processing Control Bit Symbol Bits ...
Page 53
Bit Symbol Bits 5 AL0 NBE WBE WB2 WB1 WB0 0 ...
Page 54
Table 18 Subaddress 04H, DC-DC Converter Bit Symbol Bits DCh_6 13 DCh_5 12 DCh_4 11 DCh_3 10 DCh_2 9 DCh_1 8 DCh_0 DCl_6 5 DCl_5 4 DCl_4 3 DCl_3 2 DCl_2 1 DCl_1 0 ...
Page 55
Table 19 Subaddress 06H, Mode Bytes, Test Mode and Standby Control Bit Symbol Bits 15 CPT CPP PTSEL STBY9 1 8 STBY8 1 7 STBY7 ...
Page 56
Bit Symbol Bits 1 STBY1 1 0 STBY0 1 1) P0, P1 are outputs for ref div output for divided output for ref 5.5.2 Read Data Registers Table 20 Subaddress ...
Page 57
Table 21 Subaddress 8EH, Chip Code “6045” Bit Symbol Bits 15 CC15 14 CC14 13 CC13 12 CC12 11 CC11 10 CC10 9 CC9 8 CC8 7 CC7 6 CC6 5 CC5 4 CC4 3 CC3 2 CC2 1 CC1 ...
Page 58
Table 22 Subaddress 8FH, Revision Code, advanced with design steps Bit Symbol Bits 15 RC15 14 RC14 13 RC13 12 RC12 11 RC11 10 RC10 9 RC9 8 RC8 7 RC7 6 RC6 5 RC5 4 RC4 3 RC3 2 ...
Page 59
Measurement Circuits 5.6.1 Gain (G ) measurement in LOW band meas 50 V RMS Voltmeter Figure 9 Gain (G ) measurement in LOW band V • Z >> 50 => ...
Page 60
Matching circuit for optimum noise figure in LOW band 22p In 22p For MHz RF loss = 0 dB image suppression = 16 dB Figure 11 Matching circuit for optimum noise figure in LOW band 5.6.4 ...
Page 61
Noise figure (NF) measurement in MID and HIGH bands Noise Source Balun loss of balun = NFmeas - loss of balun (dB) Figure 13 Noise figure (NF) measurement in MID and HIGH bands 5.6.6 Cross ...
Page 62
Cross modulation measurement in MID and HIGH bands unwanted signal source AM = 80%, 1 kHz Hybrid wanted signal 50 source Figure 15 Cross modulation measurement in MID and HIGH bands • V’ ...
Page 63
Package PG-VQFN-48 Figure 17 PG-VQFN-48 Vignette Figure 18 PG-VQFN-48 Outline Drawing You can find all of our packages, sorts of packing and others in our Infineon Internet Page “Products”: http://www.infineon.com/products. SMD = Surface Mounted Device Data Sheet Package PG-VQFN-48 ...
Page 64
... Published by Infineon Technologies AG ...