PCA9547PW NXP [NXP Semiconductors], PCA9547PW Datasheet
PCA9547PW
Available stocks
Related parts for PCA9547PW
PCA9547PW Summary of contents
Page 1
PCA9547 8-channel I Rev. 03 — 10 July 2009 1. General description The PCA9547 is an octal bidirectional translating multiplexer controlled by the I The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Only one SCx/SDx channel ...
Page 2
... NXP Semiconductors 3. Ordering information Table 1. Type number PCA9547D PCA9547PW PCA9547BS 3.1 Ordering options Table 2. Type number PCA9547D PCA9547PW PCA9547BS PCA9547_3 Product data sheet Ordering information Package Name Description SO24 plastic small outline package; 24 leads; body width 7.5 mm TSSOP24 plastic thin shrink small outline package; 24 leads; ...
Page 3
NXP Semiconductors 4. Block diagram PCA9547 SC0 SC1 SC2 SC3 SC4 SC5 SC6 SC7 SD0 SD1 SD2 SD3 SD4 SD5 SD6 SD7 RESET SCL SDA Fig 1. Block diagram of PCA9547 PCA9547_3 Product data sheet SWITCH ...
Page 4
... Pin configuration for HVQFN24 (transparent top view) Rev. 03 — 10 July 2009 PCA9547 2 8-channel I C-bus multiplexer with reset RESET 3 4 SD0 5 SC0 SD1 6 PCA9547PW SC1 7 8 SD2 SC2 9 SD3 10 SC3 Fig 3. Pin configuration for TSSOP24 18 A2 ...
Page 5
NXP Semiconductors 5.2 Pin description Table 3. Symbol A0 A1 RESET SD0 SC0 SD1 SC1 SD2 SC2 SD3 SC3 V SS SD4 SC4 SD5 SC5 SD6 SC6 SD7 SC7 A2 SCL SDA V DD [1] HVQFN24 package die supply ground ...
Page 6
NXP Semiconductors 6. Functional description 6.1 Device addressing Following a START condition, the bus master must output the address of the slave it is accessing. The address of the PCA9547 is shown in internal pull-up resistors are incorporated on the ...
Page 7
NXP Semiconductors Table 4. Write = channel selection; Read = channel status 6.3 RESET input The RESET input is an active LOW signal which may be used to recover ...
Page 8
NXP Semiconductors 6.5 Voltage translation The pass gate transistors of the PCA9547 are constructed such that the V be used to limit the maximum voltage that will be passed from one I (1) maximum (2) typical (3) minimum Fig 7. ...
Page 9
NXP Semiconductors 7. Characteristics of the I 2 The I C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be ...
Page 10
NXP Semiconductors 7.2 System configuration A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The device that controls the message is the ‘master’ and the devices which are controlled by the master are the ‘slaves’ ...
Page 11
NXP Semiconductors 7.4 Bus transactions Data is transmitted to the PCA9547 control register using the Write mode as shown in Figure 12. SDA Fig 12. Write control register Data is read from PCA9547 using the Read mode as shown in ...
Page 12
NXP Semiconductors 8. Application design-in information 2 I C-bus/SMBus master Fig 14. Typical application PCA9547_3 Product data sheet SDA SDA SCL SCL RESET Rev. 03 — 10 July ...
Page 13
NXP Semiconductors 9. Limiting values Table 5. In accordance with the Absolute Maximum Rating System (IEC 60134). Symbol tot T stg T amb [1] The performance capability ...
Page 14
NXP Semiconductors 10. Static characteristics Table 6. Static characteristics +85 C; unless otherwise specified. See SS amb Symbol Parameter Supply V supply voltage DD I supply current DD I ...
Page 15
NXP Semiconductors Table 7. Static characteristics +85 C; unless otherwise specified. See SS amb Symbol Parameter Supply V supply voltage DD I supply current DD I standby current stb ...
Page 16
NXP Semiconductors 11. Dynamic characteristics Table 8. Dynamic characteristics Symbol Parameter t propagation delay PD f SCL clock frequency SCL t bus free time between a STOP and BUF START condition t hold time (repeated) START condition HD;STA t LOW ...
Page 17
NXP Semiconductors SDA t BUF t LOW SCL t HD;STA P S Fig 15. Definition of timing on the I SCL SDA RESET 50 % Fig 16. Definition of RESET timing PCA9547_3 Product data sheet ...
Page 18
NXP Semiconductors 12. Package outline SO24: plastic small outline package; 24 leads; body width 7 pin 1 index 1 e DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT ...
Page 19
NXP Semiconductors TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm ...
Page 20
NXP Semiconductors HVQFN24: plastic thermal enhanced very thin quad flat package; no leads; 24 terminals; body 0.85 mm terminal 1 index area terminal 1 24 index area DIMENSIONS (mm are ...
Page 21
NXP Semiconductors 13. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “Surface mount reflow soldering description” . 13.1 Introduction ...
Page 22
NXP Semiconductors 13.4 Reflow soldering Key characteristics in reflow soldering are: • Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see reducing the process window • Solder paste printing issues including ...
Page 23
NXP Semiconductors Fig 20. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description” . 14. Abbreviations Table 11. Acronym CDM ESD HBM 2 I C-bus LSB ...
Page 24
NXP Semiconductors 15. Revision history Table 12. Revision history Document ID Release date PCA9547_3 20090710 • Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have ...
Page 25
NXP Semiconductors 16. Legal information 16.1 Data sheet status [1][2] Document status Product status Objective [short] data sheet Development Preliminary [short] data sheet Qualification Product [short] data sheet Production [1] Please consult the most recently issued document before initiating or ...
Page 26
NXP Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features . . . . . . . . ...