LH532100B SHARP [Sharp Electrionic Components], LH532100B Datasheet
LH532100B
Related parts for LH532100B
LH532100B Summary of contents
Page 1
... QFJ (PLCC) 2 32-pin TSOP (Type I) 32-pin, 400-mil TSOP (Type II) JEDEC standard EPROM pinout (DIP) CMOS 2M (256K DESCRIPTION The LH532100B is a 2M-bit mask-programmable ROM organized as 262,144 8 bits fabricated using silicon-gate CMOS process technology. PIN CONNECTIONS 32-PIN DIP 32-PIN SOP OE /OE ...
Page 2
... LH532100B 32-PIN TSOP (Type /OE / Figure 3. Pin Connections for TSOP (Type I) Package 2 TOP VIEW 32-PIN TSOP (Type II) ...
Page 3
... Non selected L L/H X Non selected L X L/H Non selected L H/L H/L NOTE TIMING GENERATOR GND Figure 5. LH532100B Block Diagram NOTE SIGNAL OE /OE / GND 1 MODE D – D SUPPLY CURRENT 0 7 High-Z Standby (I High-Z Operating (I High-Z Operating (I Selected D Operating (I ...
Page 4
... LH532100B ABSOLUTE MAXIMUM RATINGS PARAMETER SYMBOL Supply voltage V CC Input voltage V IN Output voltage V OUT Operating temperature Topr Storage temperature Tstg RECOMMENDED OPERATING CONDITIONS (T PARAMETER SYMBOL MIN. Supply voltage V 4 CHARACTERISTICS (V CC PARAMETER SYMBOL Input ‘Low’ voltage V IL Input ‘High’ voltage ...
Page 5
... GND pin OE/OE 1 OE/ NOTE: The output data becomes valid when the last intervals have concluded. AA ACE (NOTE) t ACE (NOTE (NOTE) DATA VALID Figure 6. Timing Diagram LH532100B t CHZ t OHZ t OH 532100B-5 5 ...
Page 6
... LH532100B PACKAGE DIAGRAMS 32DIP (DIP032-P-0600 41.30 [1.626] 40.70 [1.602] 2.54 [0.100] 0.60 [0.024] TYP. 0.40 [0.016] MAXIMUM LIMIT DIMENSIONS IN MM [INCHES] MINIMUM LIMIT 32SOP (SOP032-P-0525) 0.50 [0.020] 0.30 [0.012 20.80 [0.819] 20.40 [0.803] MAXIMUM LIMIT DIMENSIONS IN MM [INCHES] MINIMUM LIMIT 6 17 13.45 [0.530] 12.95 [0.510] 16 4.50 [0.177] 4.00 [0.157] 5.20 [0.205] 5 ...
Page 7
... MAX. 0.20 [0.008] 0.425 [0.017] 0.00 [0.000] 2 32-pin TSOP (Type I) TYP. 17 10.40 [0.409] 12.30 [0.484] 10.00 [0.394] 11.30 [0.445] 16 0.15 [0.006] 1.10 [0.043] 0.90 [0.035] 1.20 [0.047] MAX. 0.4375 [0.017] 0.20 [0.008] 0.00 [0.000] 32-pin, 400-mil TSOP (Type II) LH532100B 19.00 [0.748] 0.20 [0.008] 0.10 [0.004] 32TSOP 11.00 [0.433] 10.60 [0.417] 0.20 [0.008] 0.10 [0.004] 32TSOP400 7 ...
Page 8
... TYP. 13.50 [0.531] 12.70 [0.500] MAXIMUM LIMIT DIMENSIONS IN MM (INCHES) MINIMUM LIMIT ORDERING INFORMATION LH532100B X Device Type Package Example: LH532100BD (CMOS 2M (256K x 8) Mask-Programmable ROM, 32-pin, 600-mil DIP 11.40 [0.449 0.25 [0.010] 1.20 [0.047] 1.20 [0.047] 2.30 [0.091] 0.56 [0.022] 0.36 [0.014] 32-pin, 450-mil QFJ (PLCC) ...