CDB5571 Cirrus Logic Inc, CDB5571 Datasheet
CDB5571
Specifications of CDB5571
CDB5571-1
Related parts for CDB5571
CDB5571 Summary of contents
Page 1
100 kSps, 16-bit, High-throughput ± Features & Description Single-ended Analog Input On-chip Buffers for High Input Impedance Conversion Time = 10 µS Settles in One Conversion Linearity Error = 0.0008% Signal-to-Noise = 92 dB S/(N ...
Page 2
CHARACTERISTICS AND SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
Figure 1. SSC Mode - Read Timing, CS remaining low . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
CHARACTERISTICS AND SPECIFICATIONS • Min / Max characteristics and specifications are guaranteed over the specified operating conditions. • Typical characteristics and specifications are measured at nominal supply voltages and T • VLR = 0 V. All voltages measured with ...
Page 5
ANALOG CHARACTERISTICS V2- = -2.5 V, ±5%; VL -VLR = 3.3 V, ±5%; VREF = (VREF+) - (VREF-) = 4.096V; MCLK = 16 MHz; SMODE = VL. DITHER = VL unless otherwise stated; BUFEN = V1+ unless otherwise stated. Connected ...
Page 6
SWITCHING CHARACTERISTICS T = -40 to +85 °C; V1+ = V2+ = +2.5 V, ±5%; V1- = V2- = -2.5 V, ±5 VLR = 3.3 V, ±5%, 2.5 V, ±5%, or 1.8 V, ±5% Input levels: Logic ...
Page 7
SWITCHING CHARACTERISTICS T = -40 to +85 °C; V1+ = V2+ = +2.5 V, ±5%; V1- = V2- = -2.5 V, ±5 VLR = 3.3 V, ±5%, 2.5 V, ±5%, or 1.8 V, ±5% Input levels: Logic ...
Page 8
SWITCHING CHARACTERISTICS T = -40 to +85 °C; V1+ = V2+ = +2.5 V, ±5%; V1- = V2- = -2.5 V, ±5 VLR = 3.3 V, ±5%, 2.5 V, ±5%, or 1.8 V, ±5% Input levels: Logic ...
Page 9
SWITCHING CHARACTERISTICS T = -40 to +85 °C; V1+ = V2+ = +2.5 V, ±5%; V1- = V2- = -2.5 V, ±5 VLR = 3.3 V, ±5%, 2.5 V, ±5%, or 1.8 V, ±5% Input levels: Logic ...
Page 10
MCLK RDY t CS SCLK( SDO Figure 4. SEC Mode - Discontinuous SCLK Read Timing (Not to Scale) DIGITAL CHARACTERISTICS TMIN to TMAX 3.3V, ± 2.5V, ±5% or 1.8V, ±5%; ...
Page 11
GUARANTEED LOGIC LEVELS T = -40 to +85 °C; V1+ = V2+ = +2.5 V, ±5%; V1- = V2- = -2.5 V, ±5 VLR = 3.3 V, ±5%, 2.5 V, ±5%, or 1.8 V, ±5% Input levels: ...
Page 12
RECOMMENDED OPERATING CONDITIONS ) (VLR = 0V, see Note 17 Parameter Single Analog Supply DC Power Supplies: Dual Analog Supplies DC Power Supplies: Analog Reference Voltage 17. The logic supply can be any value VL – VLR = +1.71 to ...
Page 13
OVERVIEW The CS5571 is a 16-bit analog-to-digital converter capable of 100 kSps conversion rate. The analog input accepts a single-ended input with a magnitude of ±VREF / 2 tiple input channels at a high rate with no loss in ...
Page 14
Once a conversion is completed and RDY falls, RDY will return high when all the bits of the data word are emptied from the serial port or if the conversion data is not read and CS is held low, RDY ...
Page 15
Voltage Reference The voltage reference for the CS5571 can range from 2.4 volt to 4.2 volts. A 4.096 volt reference is re- quired to achieve the specified signal-to-noise performance. tion of the voltage reference with either a single +5 ...
Page 16
Output Coding Format The reference voltage directly defines the input voltage range in both the unipolar and bipolar configura- tions. In the unipolar configuration (BP/UP low), the first code transition occurs 0.5 LSB above zero, and the final code ...
Page 17
Typical Connection Diagrams The following figure depicts the CS5571 powered from bipolar analog supplies, +2.5 V and - 2.5 V. +2.048 -2.048 V +2.5 V +4.096 Voltage Reference (NOTE 1) -2.5 V Figure 6. CS5571 Configured ...
Page 18
The following figure depicts the CS5571 part powered from a single 5V analog supply and configured for unipolar measurement +2.048 V CS3003 / CS3004 +5 V +4.096 Voltage Reference (NOTE 1) Figure 7. CS5571 Configured for Unipolar ...
Page 19
The following figure depicts the CS5571 part powered from a single 5V analog supply and configured for bipolar measurement, referenced to a common mode voltage of 2.5 V. +4.548 V +2.5 V +0.452 V CS3003 / CS3004 Common Mode Voltage ...
Page 20
AIN & VREF Sampling Structures The CS5571 uses on-chip buffers on the AIN and VREF+ inputs. Buffers provide much higher input im- pedance and therefore reduce the amount of drive current required from an external source. This helps minimize ...
Page 21
Figures 11, 12, and 13 indicate the spectral performance of the CS5571 with and - 12 dB 5.55 kHz input signal. In each case, the captured data was windowed with a seven-term window function that ...
Page 22
Figures 14 and 15 illustrate the small signal performance of the CS5571 with a 5.55 kHz signal at -80 dB down. Figure 14 is with DITHER on and Figure 15 is with DITHER off. At -80 dB the signal is ...
Page 23
Figure 18 illustrates a test signal of 5.55 kHz, 116.3 dB down, which is only 6.3 microvolts peak to peak, or about 1/ code width. The converter can reliably digitize this signal because of its excellent DNL and ...
Page 24
Figure 20 illustrates a noise histogram of 4096 samples with the input signal adjusted to almost the exact center of a code with DITHER on. Figure 21 illustrates a noise histogram of 4096 samples with the input signal at the ...
Page 25
Digital Filter Characteristics The digital filter is designed for fast settling, therefore it exhibits very little in-band attenuation. The filter attenuation is 1.040 kHz when sampling at 100 kSps. 0.00 -0.25 -0.50 -0.75 -1.00 -1.25 -1.50 ...
Page 26
Serial Port The serial port on the CS5571 can operate in two different modes: synchronous self clock (SSC) mode & synchronous external clock (SEC) mode. The serial port must be placed into the SEC mode if the offset and ...
Page 27
Using the CS5571 in Multiplexing Applications The CS5571 is a delta-sigma A/D converter. Delta-sigma converters use oversampling as means to achieve high signal-to-noise performance. This means that once a conversion is started, the converter takes many samples to compute ...
Page 28
At the same time the converter is performing a conversion on a channel from one bank of multiplexers, the second multiplexer bank is used to select the channel for the next conversion. This configuration al- lows the buffer amplifier for ...
Page 29
Synchronizing Multiple Converters Many measurement systems have multiple converters that need to operate synchronously. The convert- ers should all be driven from the same master clock. In this configuration, the converters will convert syn- chronously if the same CONV ...
Page 30
PIN DESCRIPTIONS Chip Select Factory Test Serial Mode Select Analog Input Analog Return Negative Power 1 Positive Power 1 Buffer Enable Voltage Reference Input Voltage Reference Input Bipolar/Unipolar Select Dither Select CS – Chip Select, Pin 1 The Chip ...
Page 31
BP/UP – Bipolar/Unipolar Select, Pin 11 The BP/UP pin determines the span and the output coding of the converter. When set high to select BP (bipolar), the input span of the converter is -2.048 volts to +2.048 volts (assuming the ...
Page 32
SCLK – Serial Clock Input/Output, Pin 23 The SMODE pin determines whether the SCLK signal is an input or an output signal. SCLK determines the rate at which data is clocked out of the SDO pin. If the converter is ...
Page 33
PACKAGE DIMENSIONS 24L SSOP PACKAGE DRAWING TOP VIEW INCHES DIM MIN 0.002 A2 0.064 b 0.009 D 0.311 E 0.291 E1 0.197 e 0.022 L 0.025 ∝ 0° Notes: 1.“D” and ...
Page 34
ORDERING INFORMATION Model Linearity CS5571-ISZ .0008% 7. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION Model Number CS5571-ISZ * MSL (Moisture Sensitivity Level) as specified by IPC/JEDEC J-STD-020. 8. REVISION HISTORY Revision Date PP1 MAR 2008 Contacting Cirrus Logic Support For all ...