EP20K200EFC484-3 Altera, EP20K200EFC484-3 Datasheet - Page 17

IC APEX 20KE FPGA 200K 484-FBGA

EP20K200EFC484-3

Manufacturer Part Number
EP20K200EFC484-3
Description
IC APEX 20KE FPGA 200K 484-FBGA
Manufacturer
Altera
Series
APEX-20K®r
Datasheet

Specifications of EP20K200EFC484-3

Number Of Logic Elements/cells
8320
Number Of Labs/clbs
832
Total Ram Bits
81920
Number Of I /o
376
Number Of Gates
404000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
APEX 20K
Number Of Usable Gates
200000
Number Of Logic Blocks/elements
8320
# Registers
52
# I/os (max)
376
Frequency (max)
189MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.8V
Logic Cells
8320
Ram Bits
106496
Device System Gates
526000
Operating Supply Voltage (min)
1.71V
Operating Supply Voltage (max)
1.89V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1099

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K200EFC484-3
Manufacturer:
ALTERA
Quantity:
1 238
Part Number:
EP20K200EFC484-3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K200EFC484-3
Manufacturer:
ALTERA
0
Part Number:
EP20K200EFC484-3
0
Part Number:
EP20K200EFC484-3N
Manufacturer:
ALTERA
Quantity:
850
Part Number:
EP20K200EFC484-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K200EFC484-3N
Manufacturer:
ALTERA
0
Part Number:
EP20K200EFC484-3N
0
Part Number:
EP20K200EFC484-3X
Manufacturer:
ALTERA
Quantity:
1 238
Altera Corporation
LE Operating Modes
The APEX 20K LE can operate in one of the following three modes:
Each mode uses LE resources differently. In each mode, seven available
inputs to the LE—the four data inputs from the LAB local interconnect,
the feedback from the programmable register, and the carry-in and
cascade-in from the previous LE—are directed to different destinations to
implement the desired logic function. LAB-wide signals provide clock,
asynchronous clear, asynchronous preset, asynchronous load,
synchronous clear, synchronous load, and clock enable control for the
register. These LAB-wide signals are available in all LE modes.
The Quartus II software, in conjunction with parameterized functions
such as LPM and DesignWare functions, automatically chooses the
appropriate mode for common functions such as counters, adders, and
multipliers. If required, the designer can also create special-purpose
functions that specify which LE operating mode to use for optimal
performance.
Normal mode
Arithmetic mode
Counter mode
Figure 8
APEX 20K Programmable Logic Device Family Data Sheet
shows the LE operating modes.
17

Related parts for EP20K200EFC484-3