EP2S130F1020C3 Altera, EP2S130F1020C3 Datasheet - Page 113

no-image

EP2S130F1020C3

Manufacturer Part Number
EP2S130F1020C3
Description
IC STRATIX II FPGA 130K 1020FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S130F1020C3

Number Of Logic Elements/cells
132540
Number Of Labs/clbs
6627
Total Ram Bits
6747840
Number Of I /o
742
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
132540
# I/os (max)
742
Frequency (max)
778.82MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
132540
Ram Bits
6747840
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-2158

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S130F1020C3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1020C3
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1020C3K
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1020C3N
Manufacturer:
ALTERA
Quantity:
238
Part Number:
EP2S130F1020C3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S130F1020C3N
Manufacturer:
ALTERA
0
Part Number:
EP2S130F1020C3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S130F1020C3N
0
Altera Corporation
May 2007
January 2005,
v2.0
October 2004,
v1.2
July 2004, v1.1
February 2004,
v1.0
Table 2–27. Document Revision History (Part 2 of 2)
Document
Date and
Version
Added document to the Stratix II Device Handbook.
Updated the “MultiVolt I/O Interface” and “TriMatrix Memory”
sections.
Updated Tables 2–3, 2–17, and 2–19.
Updated Tables 2–9, 2–16, 2–26, and 2–27.
Updated note to Tables 2–9 and 2–16.
Updated Tables 2–16, 2–17, 2–18, 2–19, and 2–20.
Updated Figures 2–41, 2–42, and 2–57.
Removed 3 from list of SERDES factor J.
Updated “High-Speed Differential I/O with DPA Support”
section.
In “Dedicated Circuitry with DPA Support” section, removed
XSBI and changed RapidIO to Parallel RapidIO.
Changes Made
Stratix II Device Handbook, Volume 1
Summary of Changes
Stratix II Architecture
2–105

Related parts for EP2S130F1020C3