EZ80190AZ050EG Zilog, EZ80190AZ050EG Datasheet - Page 129

IC WEBSERVER 50MHZ XTEMP 100LQFP

EZ80190AZ050EG

Manufacturer Part Number
EZ80190AZ050EG
Description
IC WEBSERVER 50MHZ XTEMP 100LQFP
Manufacturer
Zilog
Datasheet

Specifications of EZ80190AZ050EG

Processor Type
eZ80
Features
High Speed, Single-Cycle Instruction-Fetch
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Processor Series
EZ80190x
Core
eZ80
Data Bus Width
8 bit
Program Memory Type
ROMLess
Data Ram Size
8 KB
Interface Type
I2C, IrDA, SPI, UART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
32
Number Of Timers
6
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3865
EZ80190AZ050EG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EZ80190AZ050EG
Manufacturer:
TYCO
Quantity:
120
Part Number:
EZ80190AZ050EG
Manufacturer:
Zilog
Quantity:
70
Part Number:
EZ80190AZ050EG
Manufacturer:
Zilog
Quantity:
10 000
Table 59. State Progression of the MACC During Operation
PS006614-1208
EMPTY
EMPTY
EMPTY
EMPTY
DATA
Bank
Current State
EMPTY
IN
PROGRESS
IN
PROGRESS
DONE
CALC
Bank
1. Define a new calculation by loading the MACC
2. Any write to MACC_AC4 produces the same
1. Define a new calculation by loading the MACC
2. Any write to MACC_AC4 produces the same
If the MACC completes execution of the current
calculation, the CALC bank status changes from
IN PROGRESS to DONE.
Write a value of 80h to the MACC_STAT register
to force a swap of the CALC and DATA banks. The
CALC bank status is now EMPTY. The DATA bank
status changes to DONE indicating that it now
holds the result from the most recent MACC
calculation.
control registers using the OTI2R instruction.
When the OTI2R instruction completes and the
final write is to either MACC_CTL or any byte of
MACC_ACx, the banks swap and a new
calculation begins. The CALC bank status
changes from EMPTY to IN PROGRESS as it
begins the new calculation.
effect.
control registers using the OTI2R instruction.
When the OTI2R instruction completes and the
last write is to either MACC_CTL or any byte of
MACC_ACx, the DATA bank state changes from
EMPTY to READY. This change in status
indicates the DATA bank contains a new
calculation that is ready to execute as soon as
the MACC completes its current calculation.
effect.
Operation
Product Specification
EMPTY
READY
EMPTY
DONE
DATA
Bank
Next State
Multiply-Accumulator
PROGRESS
PROGRESS
EMPTY
DONE
CALC
Bank
eZ80190
IN
IN
119

Related parts for EZ80190AZ050EG