ISP1562BE STEricsson, ISP1562BE Datasheet - Page 31

no-image

ISP1562BE

Manufacturer Part Number
ISP1562BE
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1562BE

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
LQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1562BE
Manufacturer:
PHILIPS
Quantity:
11 200
Part Number:
ISP1562BE
Manufacturer:
NXP
Quantity:
4 000
Part Number:
ISP1562BE
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
ISP1562BE
Quantity:
7
Part Number:
ISP1562BEGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1562BEGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1562BEUM
Manufacturer:
IDT
Quantity:
388
Part Number:
ISP1562BEUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
9. I
ISP1562_3
Product data sheet
2
C-bus interface
9.1 Protocol
9.2 Hardware connections
A simple I
product ID and some other configuration bits from an external EEPROM.
The I
wires: SDA (data) and SCL (clock). Both lines are driven by open-drain circuits and must
be connected to the positive supply voltage through pull-up resistors when in use;
otherwise, they must be connected to ground.
The I
Each device on the I
device for access.
The master starts a data transfer using a START condition and ends it by generating a
STOP condition. Transfers can only be initiated when the bus is free. The receiver must
acknowledge each byte by using a LOW level on SDA during the ninth clock pulse on
SCL.
For detailed information, refer to The I
The ISP1562 can be connected to an external EEPROM through the I
The hardware connections are shown in
Fig 5.
Bus free: both SDA and SCL are HIGH
START: a HIGH-to-LOW transition on SDA, while SCL is HIGH
STOP: a LOW-to-HIGH transition on SDA, while SCL is HIGH
Data valid: after a START condition, data on SDA is stable during the HIGH period of
SCL; data on SDA may only change while SCL is LOW
2
2
C-bus interface is for bidirectional communication between ICs using two serial bus
C-bus protocol defines the following conditions:
EEPROM connection diagram
2
C-bus interface is provided in the ISP1562 to read customized vendor ID,
USB HOST
ISP1562
2
Rev. 03 — 14 November 2008
C-bus has a unique slave address, which the master uses to select a
SDA
SCL
V
aux(3V3)
2
C-bus Specification Version 2.1 .
I
R P
2
C-bus
Figure
V
aux(3V3)
R P
5.
SCL
SDA
equivalent
EEPROM
24C01
HS USB PCI host controller
or
004aaa509
A0
A1
A2
2
C-bus interface.
© NXP B.V. 2008. All rights reserved.
ISP1562
30 of 93

Related parts for ISP1562BE