ISP1562BE STEricsson, ISP1562BE Datasheet - Page 32

no-image

ISP1562BE

Manufacturer Part Number
ISP1562BE
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1562BE

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
LQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1562BE
Manufacturer:
PHILIPS
Quantity:
11 200
Part Number:
ISP1562BE
Manufacturer:
NXP
Quantity:
4 000
Part Number:
ISP1562BE
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
ISP1562BE
Quantity:
7
Part Number:
ISP1562BEGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1562BEGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1562BEUM
Manufacturer:
IDT
Quantity:
388
Part Number:
ISP1562BEUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
10. Power management
ISP1562_3
Product data sheet
10.1 PCI bus power states
9.3 Information loading from EEPROM
The slave address that the ISP1562 uses to access the EEPROM is 101 0000b. Page
mode addressing is not supported. Therefore, pins A0, A1 and A2 of the EEPROM must
be connected to ground (logic 0).
Figure 6
default values of device ID, vendor ID, subsystem VID and subsystem DID assigned to
NXP Semiconductors by PCI-SIG will be loaded. For default values, see
The PCI bus can be characterized by one of the four power management states: B0, B1,
B2 and B3.
B0 state (PCI clock = 33 MHz, PCI bus power = on) — This corresponds to the bus
being fully operational.
B1 state (PCI clock = intermittent clock operation mode, PCI bus power = on) —
When a PCI bus is in B1, PCI V
transactions, however, are allowed to take place on the bus. The B1 state indicates a
perpetual idle state on the PCI bus.
B2 state (PCI clock = stop, PCI bus power = on) — PCI V
but the clock is stopped and held in the LOW state.
B3 state (PCI clock = stop, PCI bus power = off) — PCI V
devices on the PCI bus segment.
Fig 6.
address
shows the content of the EEPROM memory. If the EEPROM is not present, the
L = LOW; H = HIGH.
Information loading from EEPROM
7
5
6
0
1
2
3
4
Rev. 03 — 14 November 2008
CC
is still applied to all devices on the bus. No bus
subsystem vendor ID (L)
subsystem vendor ID (H)
subsystem device ID (L) - OHCI
subsystem device ID (H) - OHCI
subsystem device ID (L) - EHCI
subsystem device ID (H) - EHCI
reserved - FFh
signature
15h - loads subsystem vendor ID, device ID
1Ah - loads default values defined by NXP Semiconductors
HS USB PCI host controller
CC
CC
is still applied on the bus,
is removed from all
© NXP B.V. 2008. All rights reserved.
ISP1562
Table
004aaa930
3.
31 of 93

Related parts for ISP1562BE