ISP1562BE STEricsson, ISP1562BE Datasheet - Page 43

no-image

ISP1562BE

Manufacturer Part Number
ISP1562BE
Description
Manufacturer
STEricsson
Datasheet

Specifications of ISP1562BE

Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
85C
Package Type
LQFP
Rad Hardened
No
Lead Free Status / Rohs Status
Supplier Unconfirmed

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1562BE
Manufacturer:
PHILIPS
Quantity:
11 200
Part Number:
ISP1562BE
Manufacturer:
NXP
Quantity:
4 000
Part Number:
ISP1562BE
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
ISP1562BE
Quantity:
7
Part Number:
ISP1562BEGA
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1562BEGE
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Part Number:
ISP1562BEUM
Manufacturer:
IDT
Quantity:
388
Part Number:
ISP1562BEUM
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
NXP Semiconductors
Table 55.
Address: Content of the base address register + 18h
[1]
Table 56.
Address: Content of the base address register + 18h
ISP1562_3
Product data sheet
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
Symbol
Reset
Access
Bit
31 to 8
7 to 0
The reserved bits should always be written with the reset value.
Symbol
HCCA[23:0]
reserved
HcHCCA - Host Controller Communication Area register bit allocation
HcHCCA - Host Controller Communication Area register bit description
11.1.7 HcHCCA register
11.1.8 HcPeriodCurrentED register
R/W
R/W
R/W
R/W
31
23
15
0
0
0
7
0
The HcHCCA register contains the physical address of Host Controller Communication
Area (HCCA). The bit allocation is given in
restrictions by writing all 1s to HcHCCA and reading the content of HcHCCA. The
alignment is evaluated by examining the number of zeroes in lower order bits. The
minimum alignment is 256 bytes; therefore, bits 0 through 7 will always return logic 0
when read. This area is used to hold the control structures and the interrupt table that are
accessed by both the host controller and the HCD.
Description
Host Controller Communication Area Base Address: This is the base address of the HCCA.
-
The HcPeriodCurrentED register contains the physical address of the current isochronous
or interrupt ED.
Table 57
R/W
R/W
R/W
R/W
30
22
14
0
0
0
6
0
shows the bit allocation of the register.
R/W
R/W
R/W
R/W
29
21
13
0
0
0
5
0
Rev. 03 — 14 November 2008
R/W
R/W
R/W
R/W
28
20
12
0
0
0
4
0
HCCA[23:16]
HCCA[15:8]
HCCA[7:0]
reserved
[1]
Table
R/W
R/W
R/W
R/W
27
19
11
0
0
0
3
0
55. The HCD determines alignment
R/W
R/W
R/W
R/W
26
18
10
0
0
0
2
0
HS USB PCI host controller
R/W
R/W
R/W
R/W
25
17
0
0
9
0
1
0
© NXP B.V. 2008. All rights reserved.
ISP1562
R/W
R/W
R/W
R/W
24
16
0
0
8
0
0
0
42 of 93

Related parts for ISP1562BE