EP1S40B956C5 Altera, EP1S40B956C5 Datasheet - Page 658

• Manufacturer Part Number: EP1S40B956C5
• Description: IC STRATIX FPGA 40K LE 956-BGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S40B956C5

• Number Of Logic Elements/cells: 41250
• Number Of Labs/clbs: 4125
• Total Ram Bits: 3423744
• Number Of I /o: 683
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 956-BGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -

Interfaces
8–14
Stratix Device Handbook, Volume 2
Figure 8–10. XGMII Functional Block Diagram
The 32 TXD and four TXC signals as well as the 32 RXD and four RXC
signals are organized into four data lanes. The four lanes in each direction
share a common clock (TX_CLK for transmit and RX_CLK for receive). The
four lanes are used in round-robin sequence to carry an octet stream
(8 bits of data per lane). The reconciliation sublayer generates continuous
data or control characters on the transmit path and expects continuous
data or control characters on the receive path.
Implementation
XGMII uses the 1.5-V HSTL I/O standard. Stratix and Stratix GX devices
support the 1.5-V HSTL Class I and Class II I/O standard (EIA/JESD8-6).
The standard requires a differential input with an external reference
voltage (V
which termination resistors are connected. The HSTL Class I standard
requires a 1.5-V V
Stratix GX devices.
Figure 8–11
XGMII.
PCS
REF
tx_data[15..0]
shows the 32-bit full-duplex 1.5-V HSTL implementation of
TXD[31..0]
) of 0.75 V, as well as a termination voltage V
CCIO
TXC[3..0]
Transmit
PCS
voltage, which is supported by Stratix and
RX_CLK
PMA
XSBI
XGMII
TX_CLK
Receive
RXC[3..0]
PCS
RXD[31..0]
rx_data[15..0]
Altera Corporation
TT
of 0.75 V, to
July 2005