HD6417712BPV Renesas Electronics America, HD6417712BPV Datasheet - Page 531

• Manufacturer Part Number: HD6417712BPV
• Description: MPU 1.5/3.3V 0K PB-FREE 256-BGA
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH Ethernetr

Specifications of HD6417712BPV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, FIFO, SCI, SIO
• Peripherals: DMA, POR, WDT
• Number Of I /o: 24
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

• Burst Mode
Relationship between Request Modes and Bus Modes by DMA Transfer Category: Table
13.8 shows the relationship between request modes and bus modes by DMA transfer category.
In the burst mode, once the bus mastership is obtained, the transfer is performed continuously
until the transfer end condition is satisfied. In the external request mode with low level
detection of the DREQ pin, however, when the DREQ pin is driven high, the bus passes to the
other bus master after the DMAC transfer request that has already been accepted ends, even if
the transfer end conditions have not been satisfied.
The burst mode cannot be used when the on-chip peripheral module is the transfer request
source. Figure 13.10 shows DMA transfer timing in burst mode.
Bus cycle
DREQ
Figure 13.9 DMA Transfer Example in Cycle-Steal Mode
Bus cycle
Figure 13.10 DMA Transfer Example in Burst Mode
DREQ
CPU
(Dual Address, DREQ Low Level Detection)
(Dual Address, DREQ Low Level Detection)
CPU
CPU
CPU
CPU
CPU
DMAC DMAC
Bus mastership returned to CPU once
Read
DMAC DMAC DMAC DMAC CPU
Read
Write
Section 13 Direct Memory Access Controller (DMAC)
Write
CPU DMAC DMAC CPU
Read
Rev. 1.00 Dec. 27, 2005 Page 487 of 932
Read
Write
Write
REJ09B0269-0100