HD6417712BPV Renesas Electronics America, HD6417712BPV Datasheet - Page 576

• Manufacturer Part Number: HD6417712BPV
• Description: MPU 1.5/3.3V 0K PB-FREE 256-BGA
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH Ethernetr

Specifications of HD6417712BPV

• Core Processor: SH-3 DSP
• Core Size: 32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, FIFO, SCI, SIO
• Peripherals: DMA, POR, WDT
• Number Of I /o: 24
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.4 V ~ 1.6 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 256-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

Section 16 Serial Communication Interface with FIFO (SCIF)
• Choice of serial clock source: Internal clock from the baud rate generator or external clock
• There are four interrupt sourcestransmit-FIFO-data-empty, receive-FIFO-data-full, receive-
• The DMA controller (DMAC) can be activated to execute a data transfer in the event of a
• On-chip modem control functions (CTS0/CTS1 and RTS0/RTS1)
• When not in use, the SCIF can be stopped by halting its clock supply to reduce power
• The amount of data in the transmit/receive FIFO registers, and the number of receive errors in
• On reception a time out error (DR) can be detected
• The contents of the transmit FIFO data register (SCFTDR) and receive FIFO data register
Rev. 1.00 Dec. 27, 2005 Page 532 of 932
REJ09B0269-0100
from the SCIF0CK and SCIF1CK pins.
error, and break. Each source can be requested independently.
transmit-FIFO-data-empty or receive-FIFO-data-full.
consumption.
the receive data in the receive FIFO register, can be ascertained.
(SCFRDR) are undefined after a power-on or manual reset. Other registers are initialized by a
power-on or manual reset, and retain their values in standby mode and in the module standby
state.